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ABSTRACT 
A process mergi~g a bipolar transistor with an existing CMOS technology is described. 
, 
With the development charter specifying that there be no modiftcatio~ to the existing CMOS 
process parameters, there were many constraints placed on the development of lhe integrated 
process. Computer simulations were performed, test panerns created and experiments designed 
to detennine the proper bipolar parameters. By settling for a moderate perfonnancc npn 
bipolar transistor, however, the number of added processing steps was minimized and a low 
cost manufacturable product achieved. 
• 
The key factors of this process include using the CMOS 11-tub as the collector of the 
bipolar transistor, implanting boron into the collector and driving it in to fonn the base and 
using the CMOS source/drain implants for the emitter and 11+ -contact to the collector. Contact 
to the active base diffusion is fanned concurrently with the source/drain boron di fluoride 
implant of the p-channel transistors. The tantalum silicide/ 11-polysilicon CMOS gate structure 
is used as a spacer to separate the 11+ -emitter from the p+ -base contact. To guard against 
emitter to collector punch-through, the silicide/gate oxide spacer is also used to separate the 
n+ -emitter from the heavy channel stop doping under the collector field oxide. Although 
transistors were fabricated with common-emitter de current gains in the range of 50-100 with 
acceptable break-down voltages, a problem with decreased gain at small collector currents was 
observed on many devices. To overcome this effect, it was experimentally detennined that an 
additional mask step was required to block out the CMOS phosphorus graded junction implant "' 
from the bipolar emitter structure. 
1 . ! 
' 
I. INTRODUCTION 
I.I Baclcground 
Combining h.igh perfonnance bipolar and MOS transistors on the same integrated circuit is 
attractive to the VLSI designer. MOS transistors maintain an edge in packing density and the 
ability to integrate large complex functions with high yields. CMOS circuits have the 
additional advantage of low power dissipation and large noise margins. The bipolar transistor 
has an advantage in switching speed, better noise perfonnance, superior analog perfonnance 
and greater current drive per unit area than an MOS transistor. 
Optimization of MOS transistors implies reducing gate oxide thicknesses, junction depths, 
polysilicon or polycide sheet resistance and gate lengths, lower procesi temperatures and more 
stringent lithographic capabilities. These trends are consistent with bipolar VLSI technology. 
For enhanced bipolar perfonnance, polysilicon emitters, walled emitters, Schottky diodes and 
thin epitaxy with buried layers are necessary components. A common need of both 
technologies is a high density multilayer interconnect scheme. 
By judiciously mixing the two technologies, the perfonnance of high speed digital/analog 
systems can exceed circuits based on either technology alone. As many of the features 
distinguishing bipolar and MOS technologies are becoming less distinct in VLSI, the advantage 
of having both transistors on the same integrated circuit will increase. Thus, there has been a 
great deal cif interest shown in the combined bipolar-CMOS process usually known as BiMOS 
or BiCMOS. 
Toe BiCMOS technology has begun to be used widely in many kinds of integrated circuits 
ranging from linear_ ICs, Power ICs CIJ and analog-digital mixed LSls r21 131 to high speed 
digital VLSis. High speed low power logic and memory applications include high speed gate 
arrays, C4J [SJ microprocessors and static RAMs. C6J C71 While the speed of Bi CMOS circuits can 
COme close to that of bipolar ECL devices, the power consumption remains at a level similar to 
2 
\,, 
a CMOS device. Bi CMOS is, therefore, regarded as a suitable technology for realizing both 
high speed and high de~ity at the same time. 
\ 
The first 2.0µm design rule BiMOS products, with twice the speed advantage over CMOS, 
• • 
appeared on the market place in 1985. It was two years after 2.0µm CMOS but one yoar 
ahead of the next generation, 1.31,Un CMOS products. The first 1.31,Un BiCMOS products were 
introduced in 1987 with CMOS products of the same perfonnance expected in 1990. !SJ 
BiCMOS can smooth cycles in the integrated circuit industry by working between new 
generation CMOS introductions. It may provide a way to increase circuit perfonnance without 
shrinking process design rules and thereby extend the the life of each CMOS technology. 
1.2 Historical Review Of BiCMOS 
As early as 1968, merged CMOS and bipolar devices had been proposed and a paper 
published by Lin .et.al. !SJ In this early attempt, common-collector npn transistors were 
fabricated using a diffused n+ source-drain region as emitter, a diffused p- isolation region as a 
base and a n- substrate as a collector. With the common-collector bipolar transistor being 
unsuitable for many circuit applications, the approach did not progress. 
Two paths of technology integration were then pursued. One approach involved adding 
CMOS capability into existing bipolar processes. 191 UOJ These technologies involved epitaxial 
layers and isolations so that process complexity is too high and circuit density too low for 
large-scale integration.UIJ Since a relatively thick epitaxial layer is used to admit the deep well 
diffusion of the CMOS process, the cut-off frequency (f,) of the bipolar transistor is also 
compromised. 
A more attractive solution to the compatibility problem of MOS and bipolar transistors was 
offered when a CMOS extension of NMOS technology was demonstrated by utilizing a lightly 
doped p-type substrate and placing the p-channel transistors into an n-well.l121 U3J Tripple-
3 
diffused, self-isolated bipolar transiston using the n-well u the collector were described for 
this proceu by Black .et.al(llJ in 1976 but unfavorable tradcoffs between device parameters 
were necessary. Some of these problems were resolved by Hocfftingcr .et.al I 141 in a later fully 
ion implanted process with a two-step implanted base. The two-step implanted base, one for 
the active base with low dose and the other with low energy and high dose for the inactive 
base, was introduced to allow the independent adjustment of the bipolar transistor parameters. 
With a strong forv.,ard-active gain (~) dependence on collector current, limited active base 
profile optimization and large device geometries associated with these technologies, effons 
continued to achieve better bipolar characteristics. 
I 
These approaches to BiCMOS technology are oriented to fabricating bipolar transistors in 
CMOS LSI's without drastically changing the CMOS processes they are based upon. 131 [tSl 
[l 6l [t7J [lSJ By using the n-MOS threshold adjust step as the bipolar base implant, Momose 
.et.al [lSJ and Miyamoto .et.all 161 developed technologies which do not require any additional 
processing or mask steps to fabricate the bipolar transistor. aitzoff .et.al l 181 uses the p+ 
source and drain implant to act as the base dopant, again manufacturing a bipolar transistor 
with the addition of no extra processing steps. Yue .et.al ri 71 and Reich .et.al r31 used an 
active-base photomask to mask the active area of the npn transistor. While adding additional 
steps to the process, this enhancement allows adjustment of the bipolar transistor parameters 
independently from the CMOS parameters. 
In order to improve MOS LSI drive ability and speed, CMOS LSI's began adopting these 
bipolar transistors in special circuits such as output drivers and sense amplifiers. Having 
bipolar transistors with wide base widths and large collector resistance restrains the 
perfonnance with respect to maxim11m collector current and cut-off frequency and is poor in 
comparison with that of bipolar LSis. As a result, circuit performance itself had not shown 
remarkable improvement Ct 91 
4 
With perfonnance of earlier BiCMOS being dominated by the individual characteristics of 
bipolar drivers and CMOS logic circuits, its applications had been limited to specific fields. 
High perfonnance BiCMOS opens new fields by placing bipolar and CMOS devices on lhe 
same chip in an uncompromised fonn and combining them in unit circuits rather than limited 
to separate areas of the chip. 
High perfonnance BiCMOS technologies were introduced as CMOS processes moved 
below 2.0µm design rules. Epitaxial structures were generally adopted and the addition of a 
buried layer to the BiCMOS process was introduced by Walczyk .et.al r2o1 and Momose .et.al. 
l61 This was immediately followed by integrating these features with the twin-well CMOS 
process by Kobayashi .etal.r21 1 Watanabe .eLal r221 and Ikeda .etal l231 further extended the 
bipolar transistor optimization with the addition of polysilicon emitters. 
To increase the operating speed and high integration even further, scaling down of the 
BiCMOS devices into the submicron range is desirable. Based on a 0.8µm twin-well CMOS 
processes, the first submicron BiCMOS processes were introduced in December, 1987 by Iwai 
.et.al 1241 and Havemann .et.al l7J In the first technology, an ion-implanted emitter was chosen 
to minimize the production cost and limit the additional mask count to three. r241 By optimizing 
the bipolar transistor, sufficiently high performance for BiCMOS gates was obtained. The 
second process requires an extra mask count of four but has a polysilicon emitter for improved 
bipolar perfonnance. 
There was some concern that in scaling further down to half-micron dimensions, BiCMOS 
could loose its advantage of higher driving capability relative to CMOS. In a study by 
Momose .etal, c251 a scaled O.Sµm BiCMOS was fabricated with electron beam lithography. It 
generally follows the trend of earlier processes with three additional mask steps and ion 
implantation for the n+ buried layer, collector contact and active base regions. The feasibilities 
and capabilities of the process were evaluated in terms· of device characteristics and 
(l 
s 
propagation delay time or ring oscillaton. This d111 indicares BiCMOS is still effective at a 
half micron technology. With a load of I .()pf they found the BiCMOS delay time to be 66% 
of that of pu~ CMOS. 
Although BiCMOS has evolved into the sub-micron range, processes based on the 
evolution of a CMOS process generally produce bipolar devices that are greatly inferior to the 
state of the an super self-aligned bipolar device. Ot.iu .et.al (l6J describe a non-overlapping 
super self-aligned structure that is optimal for both MOS and bipolar. Their approach realizes 
high speed by minimizing parasitic capacitances and resistance. Source/drain and 
emitter/extrinsic base junctions are fonned and contacted by doped polysilicon, thin epi grown 
on arsenic buried layer and a fully recessed oxide isolation scheme are additional features of 
the techoology. 
1.3 Purpose Of The Work 
There has been a demonstrated commitment to BiCMOS technologies observed in the 
literature. The advantages to having bipolar and CMOS transistors on the same integrated 
circuit chip have been noted. 
A process merging a npn vertical transistor with the Twin Tub CMOS III technology will 
be described. Several minimum size bipolar transistor designs were developed, fabricated and 
used as a basis for a complete test chip. After the initial simulations and studies, experiments 
were performed to characterize and optimize the base parameters. A problem encountered with 
the performance of the bipolar transistor will be discussed. 
The work presented in this thesis documents the development effort and process 
optimization perfonned to integrate a functional npn device into the Twin Tub III CMOS 
process. 
6 
2. THEORY AND MODE/ING OF THE BIPOUJf TRANSISTOR 
2.1 Uniformly Dop~d Transistor 
Figure l 1271 is a simple one dimensional realization of a structure showing the action of an 
npn bipolar transistor. 
E C 
• .. 
- '• 'c 
-
Vu Vac 11 B J2 + 
+ 
t 's (11) 
~ 
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.g Nt1c 
~ 
C 
~ Nd 
8 
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(b) 
Figure 1. (a) A diagram of a bipolar transistor showing two pn junctions spaced W units apart 
(b) Doping density versus longitudinal position for the bipolar transistor abovel27J " 
A bar of semiconductor material with a cross-sectional area A is shown with two pn junctions 
spaced a distance W apart. W is small enough so that electtons injected across Junction 1 
<Vea positive) are in the vicinity of J\Dlction 2 and the loss of electrons by recombination in 
the middle base region is minimal. It is also assumed that electron recombination or 
generation in the base region is not significant and there is a negligible flow of holes (base 
majority carriers) between the junctions into the base. Defining the longitudinal dimension as 
x, the expression for hole current in the x direction (ass11ming no recombination) can be written 
7 
Solving for the electric field Ex gives 
by using the Einstein relationship 
it can be written in the form 
Ex = kT _!_ EE_ 
q p dx 
This the built-in electric field from free carriers and fixed impurities. 
The electron current is written 
• 
From the earlier calculations of base current there is an expression for the electric field 
\ 
\. 
Substituting for Ex iq equation 5 then gives 
n dn dn J = k1'-lL - ..::c. + qD 
n ·e--r-n p dx n dx 
(I) 
(2) 
(3) 
(4) 
(5) 
(6) 
(7) 
By using the Einstein relationship the following expression for the current density is obtained. 
8 
dn dn 
n..::c. + p-
dx dx (8) 
This can be expressed as 
J = qDn d(pn) 
" p dx (9) 
• I An integral fonn of the above equation is written with arbitrary limits x and x and 
recombination treated as negligible so that Jn can be removed from the integral. 
X X 
ln J .£. dx = f d(pn) dx 
X q Dn X dx (10) 
Since the right-hand side of the above equation is a perfect differential this can be written 
X 
J J .£. dx = p(x' )n(x) - p(x)n(x) 
n x q Dn (II) 
Using the junctions as boundaries of the regions then x = 0 becomes the lower liinit and 
, 
x = x8 the upper limit of the integrals. The carrier densities at either side of a biased pn 
junction are dependent upon the applied voltage according to the relationship 
(12) 
\ where Va is the applied voltage. From this equation the pn products at the boundaries can then 
be related to the junction voltages. 
i 
l 
\ 
qVas 
p(O)n(O) = Di2e kT 
qVac 
p(x8 )n(x8 ) = ni2e kT 
9 
(13) 
} 
Thus the electron cwm1t in the base can be exp~sscd as a function of the junction voltages 
Vea and Vee. 
la qVac qVu 
1 J .e. dx = l1j 2 e kT _ e kT 
n O q Dn 
Rearranging terms, the following expression for electron current density is obtained. 
qVac qVu 
qni 2 e kT _ e kT 
Jn = --------x, 
J _E_ dx 
o Dn 
( 14) 
( 15) 
D0 is frequently a weak function of .JX>sition in the base and can be expressed as an average 
-
value D0 and removed from the integral in the denominator of the right-hand side of the last 
equation. With D0 removed, the integral expresses the total majority-carrier charge in the base. 
Multiplying by qA will convert this density into the total majority carrier charge in the base. 
We now define the majority carrier charge in the base as Q80 . 
X9 
Qao = qAJ pdx 
0 
The electron current flowing from the first to the second junction can be expressed as 
qVac qVea 
In = Is e kT - e kT 
where 
10 
(16) 
(17) 
(18) 
From equation 17 the relationship between the junction voltages and current is clearly seen. 
1be condition Vea positive and Vee zero or negative is known as forward-active bias for 
an npn transistor. This bias results in electron injection at the emitter-base junction and 
electron collection at the ba~-collector junction. With Vee negative and Vee > kT / q it is 
seen from equation 17 that an electron current of 
qVas 
In = -Is e kT ( 19) 
will flow from left to right across the collecting junction 12 of figure I. Equation 19 shows 
that under forward-active bias conditions, collector current is exponentially related to emitter-
base voltage. Experimentally, this relationship is found to hold over many decades of collector 
current Figure 2 l271 shows a logarithmic plot of the collector current le as a function of the 
base-emitter bias V BE. The intercept of an extrapolated line drawn through the collector 
current measurements with the current axis at V BE = 0 yields a value for Is in equation 19. 
Once Is is known, the built-in base charge in the quasi-neutral region can be obtained from 
equation 18 since all the other parameters are known. 
Q80 represents the total hole charge in the quasi-neutral base as the base-emitter bias tends 
to zero and is given by 
(20) 
This charge is built in during processing of the transistor. 
Determining a value of Qoo through current-voltage measurements on the transistor was 
first described by H. K. G11rome1c2s1. The number of base dopant atoms (per cm2) in the 
quasi-neutral region given by 
11 
) 
; 
• 
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Figure 2. Semilogaritlunic plot of collector current versus base-emitter voltage for a forward-
active biased npn transistor ll7J 
Xa ("\_ An 21) f N.(x)dx = '-'BO = q i n 
o qA Is 
(21) 
is often refe,,ed to as the Gummel number. Equation 21 shows that Is, the multiplying factor 
for transistor current at a given bias, is inversely proportional to the Guromel number, or total 
base doping. The lower the total base doping, the higher is the current at a given bias. 
Control of Qoo during processing is of primary concern in obtaining reproducible transistor 
characteristics. 
12 
, 
2.2 RecombiNUton Theory 
Recombination in the base-emitter space-charge region can account for added base-emitter 
current observed at low bia~s. The equatiom describing generation and recombination in the 
• 
space-charge zone through localized states or recombination centers were originally described 
by Shockley and Reed l291 and by Hall r301. 'The process is rcfe11ed to frequently as Shockly, 
Read, Hall (SRH) recombination. From their analysis, an equation describing the 
recombination current Jr can be written 
, qV. qx ni J ::: e 2kT 
r 2'tQ (22) 
, 
where to = I / Ntavth , the distance x is a portion of the space-charge region thickness xd and 
VI is an applied bias. to is the lifetime associated with the recombination of excess carriers in 
a region with a density N1 of recombination centers. From this equation it is seen that the 
current arising from recombination in the space-charge region varies with applied voltage as 
qV. 
e 21cr . Assuming x' is a weak function of voltage, it can be approximated by the entire space-
charge region width X(t. With this approximation, the ratio between the ideal diode current J1 
qV. qV. 
e kt - 1 = Jo e kT - I 
and the space-charge zone recombination-current Ir under forward bias is given by 
Jt 2Di 
-=-
qV. 
e 2kT 
(23) 
(24) 
?--
where Li, = '1Dp ~ is the diffusion length of a hole in a n-type region and Ln is the diffusion 
length of an electron in a p-type region. From the· above relationship it is apparent that Jr is 
less significant relative to the ideal diode current as bias increases. Also, the more defect-free 
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the material, the ·longer the dlffUlioo leogthl and the more domtn•at la J, over J,. 
A aemlloguithrok: plOl of le and 18 u a f ••octlon of the blse-anlner voltage Wuall'ltea tbl1 
behavior. Typical data for an npn uamistor is given In figure 3 1271 •
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Figure 3. Measured collector and base currents plotted as a function of base-emitter voltage (27] 
The excellent fit of the data to straight lines over the mid-range of currents is consistent with 
the exponential nature of the equations describing the current-voltage dependence. It can be 
seen that the collector current is "ideal" over a wider range than the base current. At low 
base-emitter voltage there is a change in the slope of the straight line variation of log le with 
VBB· The experimental data fits a curve that is represented by 
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"' 
qVu 
le : fo C nkT (25) 
as V 86 goes to 1.ero. 'The parameter n is generally found to be between one and two and 10 is 
larger lhan is lhc corresponding multiplier for an exponential fonn fitting the data at 
intennediate bias values. The equation for recombination current in lhe space-charge region 
derived from Shockley-Read-Hall theory has the same voltage deperxfence if n is equal to 2. 
Values for n between I and 2 would be indicative of variations of parameters affecting 
recombination within the space-charge region. 
The loss of carriers to recombination in lhe base is measured by the base transport factor 
Ine - lrt, lrt, 
ar=---=I--
1nc Inc (26) 
where Im is lhe recombination current in lhe base and lne is lhe electron current injected from 
the emitter. For a unifonnly doped base 
xft xft 
ar = 1 - = 1 - --
2Dntn 2Ln 2 (27) 
2.3 Emitter Efficiency 
Toe effectiveness of an emitter junction in injecting electrons into the base is measured by 
the emitter efficiency y 
(28) 
With ~ + 1i,B being the total emitter current, the electron current crossing the emitter-base 
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junction (lnB) is )18 • For the simple prototype transistor with constant doping 
I y=------
XeN.aDpE I+-------
xENdEDne 
(29) 
where XE is the emitter region width, x8 the base quasi-neutral width, Nde the average emitter 
doping, N.a the average base doping, DpE the diffusion constant of holes in the emitter and 
DnB the diffusion constant for electrons in the base. Values for this number are typically very 
close to unity. 
2.4 Forward-Active Current Gain 
The ratio of the collector current le to the emitter current IE is given by the symbol <lf. 
elf is the product of the emitter efficiency y and the base transport factor ar. By Kirchoff s 
current laws, all the currents into the transistor must sum to zero such that 
le + IE + le = 0 (30) 
le 
le - +le= 0 
<lp 
(3 I) 
and 
(32) 
where f3p s le / I8 is the foIWard active current gain. Since ap is very nearly unity, ~F is very 
large. Small changes in ap caused by process variations in fabricating the transistor are 
magnified to large changes in ~F. 
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To the extent lhal y and ar depan from unity repreanu a hole current dW must be 
supplied from the base contact For transislOn wilh base widths much less than the diffusion 
length. ar h~ a value very close to unity and the cumnr gain is given almost entirely by the 
emitter efficiency. With ar :: I 
~= y ::_N_EW= 
I -y Ne (33) 
where NE and N8 is lhe emitter and base doping respectively and Q80 is the Gwnmel nwnber 
defined earlier. Therefore, for a given emitter doping, the common-emitter current gain is 
inverse! y proportional lO Q80 . Figure 4 shows this relationship for ion implanted transistors 
having the same emitter doping. 
1013 5x ,o'2 4x1012 3xto12 150,----------r-------r----..---------
100 
0 ------L----'------&.....---J t x,o-13 2x10-13 3xto'13 
( BASE DOSE ft ( c-m2") 
Figure 4. Common-emitter current gain versus the inverse of the base implant dose for all 
implanted transistors C3 t 1 
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The bue dose is dJn:ctly proportional to the Gummcl n••mber Qa and it is seen tJw as the 
dose decrea~s the ~ incre~s. In equation 33 there is anolher dominant factor in addition to 
the Gummel number, the emitter doping cona:ntration NE, To improve the gain (hFE or j3), 
. .. 
lhc emitter should be much more heavily doped than the base, that is Ne /Ne> 1. 
The importance of the recombination component relative to the injection components into 
the quasi-neutral base region increases as voltage is reduced. Recombination current in the 
space charge region flows only in the base-emitter leads. Collector current, consisting of 
collected electrons injected from the base-emitter junction is unaffected. Thus, at low biases 
the collector current is a smaller fraction of emitter current than it is in the intennediate bias 
range. 
A plot of le/ 18 (or~) shows this behavior clearly (figure 5). 
100--------------------------------,----T""""---.,..._~"T"-'1----, 
• I I 
I 10 
s, 
Collector current, (A) :,. 
Fipre 5. Forward active current gain (Pl:) as a function of collector current ll7J 
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The decrease in P u Vee decreues represents a limitation to many circuit applicatiom of the 
transistor. To improve the current characteristic in the low-current region. the trap densities in 
the depiction region and at the semiconductor surface must be reduced. During manufacture it 
is imponant to try and maintain as high a lifetime as possible within the base-emitter space 
charge region. At low collector current levels, the contribution of the recombination current in 
the emitter depletion region and the surface leakage current may be large compared with the 
diffusion of minority carriers across the bases making the efficiency low. By minimizing the 
bulk and surface traps, ~ can be improved at low current levels. As the base current reaches 
the "ideal" region ~ increases to a high plateau. At higher collector currents the injected 
minority-carrier density in the base approaches the majority-carrier density there (high level 
injection condition) and the injected carriers effectively increase the base doping, which, in 
tum, causes the emitter efficiency to decrease. 
2.5 Graded Base Transistor 
In the previous analysis of current gain, it was assumed that the impurity concentration in 
the base region was unifonn. We will now consider, a npn junction transistor model having a 
step emitter junction and a graded base layer given by the impurity distribution N (x). This is a 
general impurity distribution where N8 denotes the impurity concentration at the base side of 
the emitter junction decreasing to zero at x = W, the base / collector junction. With the carrier 
concentration in the base being non-unifonn, the energy bands will.bend in accordance with the 
grading Ncx>· In the constant doped base model, the electrostatic potential 'I' is constant within 
the base region, so that the tenn d'I' / dx, which is the electric field, is zero in the base region. 
For the graded base the potential 'I' is higher at the emitter than at the collector. Therefore, 
d'I' / dx has a finite value indicating the existence of an electric field within the base region. 
This is a built-in field arising to prevent the majority carriers from diffusing because of their 
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concentration gradient dNc,> / dx. This field. which keeps holes in their place, is in a di~ction 
to aid the transpon of injected electrons. Thus, for the condition of low level injection, the 
electrons will move both by diffusion and drift. 
From equation 11 we can express the base doping, N as a function of x and insening the 
boundary conditions that p = 0 at x = W, the collector, the following expression is obtained for 
the injected electron concentration 
(34) 
1be result gives the electron concentration as a function of distance in the base layer. If this 
equation is evaluated at x = 0 where N(:~) = N8 then we obtain the injected electron 
concentration 
Using the quasi-Fenni-level argument 
qVEa 
n = 1,,be kT 
2 qVBB 
ni kT 
= e Ns 
(35) 
(36) 
with I1pi> being the equilibrium electron concentration in the p-type base region. Setting the 
last two equations equal to each other, J0 becomes 
qVsa 
qDnnre kT 
Jn = W 
f Ncx>dx 
0 
Toe emitter efficiency y, can be expressed as 
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(37) 
( 
1 y=---J 
1 + .2 
ln 
(38) 
For a unifonn emitter with impurity concentration N6 , the hole current density can be 
expressed as 
(39) 
where Pne equals the hole concentration in the n-type emitter and L,,e is the hole diffusion 
length in the emitter. Substituting the expressions for 1n and JP into y we obtain 
1 (40) y= 
replacing the ratio Dp / Dn with ~ / J.1n and multiplying the integral expression by q / q gives 
y= 
1 + 
1bis equation can be written in the form 
y= 
where 
1 
w 
Q~E f N{x)dx 
0 
q~NELrili 
1 
REE 
1 + R 
BB 
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(41) 
(42) 
I Pe(x) Ree= ----w ........... __ = w 
~J N(x)dx 
0 
The tenns REE and Ree are referred to as sheet resistances and defined as the ohmic 
resistances as measured from edge to edge of a square sheet of material of a cenain thickness 
x. Thus, REE is the sheet resistance of the emitter having a unifonn resistivity PE and a 
thickness equal to LnE· Ra8 is the sheet resistance of a base having a graded resistivity PB<xl 
and a thickness W. For the unifonn doped base, Ree = p8 / W, and equation 42 reduces to 
equation 29. 
Ree increases as a result of a graded impurity distribution, thus, the emitter efficiency is 
increased when the base region is graded. Regardless of the base impurity distribution, it is 
still required that the emitter doping be as heavy as possible for high emitter efficiency so that 
the sheet-resistance ratio REE / R88 remains small. 
From equation 33, the foiward-active current gain, ~ is related to emitter efficiency y by 
Substituting equation 42 for y yields 
~= y 
1 -y 
~ = y = Rae 
1 -y REE (43) 
for the graded base transistor. Since integrated circuit processing involves diffused structures, 
it should be the equations derived for the graded base transistor that better describe the 
manufactured devices. 
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J. EXPERIMENTS 
3.1 CMOS FABRICATION 
The core process used for BiCMOS development is the third generation Twin-Tub CMOS 
Technology. 1321 l331 l3~J The two tub approach is used with a lightly doped epitaxial substrate to 
suppress latch-up and enable separate optimization of the 11- and p-channel transistors. 
Although a p-epi over p• -substrate is used. the technology is compatible with n-epi substrates 
since the active doping levels are established by implantation. The 5 .0 volt transistor structures 
• use a nominal 250 A gate oxide, tantalum silicide over n-poly gate and l .3µrn nominal channel 
lengths. The threshold voltages of the n- and p-channel device are 0. 70V and -1. 1 OV. 
The critical dimensions of this 1.75µrn design rule technology are outlined in table I. 
Critical Dimensions 
(µm) 
Line Space 
Active 1.5 2.5 
Polycide 1.75 1.75 
Gates 2.25 
Windows 1.75 
Metal 1.75 1.75 
TABLE 1. Critical dimensions of the Twin-Tub m CMOS technology 
Photolithography is accomplished with 5x direct step on wafer (DSW) printing and all levels 
are reactive sputter etched. There are eight mask levels in the Twin-Tub III technology. The 
digital CMOS process sequence is now discussed along with a cross-sectional development of 
CMOS transistors. 
A self-aligned process is used to fonn the two tubs. An oxide-nitride sandwich is 
dep<>sited and etched (figure 6). The exposed silicon is implanted with phosphorus and 
23 
• 
,.....----. .................................. _______ ,~ 
lllillaa ......... _.. ....................... _ ............. ___ .................... ~ ... ...... SIOt 
r 11'1 
Flpre 6. Mask 1 : n-tub formation 
selectively oxidized to form the 11-tub. The masking nitride is now removed and the p-tub is 
implanted, self-aligned to the oxide masked 11-tub. Both tubs are driven to a depth of 4-5 µm. 
A second oxide-nitride sandwich is deposited and etched (figure 7) to define the active gate 
regions. A blanket boron implant is performed followed by a masked phosphorus implant 
(figure 8) to achieve self-aligned channel stops. Device isolation is completed with a LOCOS 
field oxidation. The masking oxide-nitride layer is removed and a sacrificial oxide is grown. 
A non-selective boron implant is performed to define the threshold voltages of both the n- and 
• p-charmel transistors. After removal of this oxide, a 250 A gate oxide is grown, polysilicon 
deposited and doped with phosphorus. A composite layer of TaSi2 over n• -polysilicon is 
created to give a gate sheet resistance of 2.5 Qt!. The composite structure is etched with an 
anisotropic reactive sputter technique (figure 9). 
A selective arsenic/phosphorus implant is used for the doping of ,,+ -source and drain areas 
to obtain a graded junction (figure 10). In order to save another mask step, a blanket BF2 
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Fipre 7. Mask 2: Active gate region definition 
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Fipre 8. Mask 3: Phosphorus channel-stop implant 
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Fipre 10. Mask 5: n-channel source/drain formation 
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implant is performed. 
In order to achieve glass now under the temperature resutctions of the process a Boro-
Phospho-Silica Glass (BPSG) is used as the interlcvcl dielectric. Contact windows are fonned 
(figure 11 ). the metal layer applied and patterned (figure 12) 
UNDOPID 
-
• OXIDI 
IPIG 
P TUI N TUI 
r EPI 
Figure 11. Mask 6: Contact window fonnation 
and a final SINCAPS passivation layer applied and patterned (figure 13). 
Table 2 lists some of the key parameters of the technology. 
The border of the tubs is a critical region. A design rule for n+ -diffusion top-tub edge has 
been established to account for the out-diffusion of the p-dopant at the edge of the tub. 
The p- and n-channel threshold voltages are sensitive to tub and threshold adjust dosages. 
With the threshold adjust counter doping the n-tub surface, the p-channel threshold voltage 
responds strongly to both the n-tub and threshold adjust implants. The n-chamel threshold 
voltage is dominated by the adjust implant which essentially sets the surface concentration. 
27 
• 
. . SIO _._ · .... ~ .. 
..... ....., 
-GLASS 
•• 
UND0,1D_ 
OXIDI 
IPIG 
. . 
. . . . 
. ... 
-Al·II 
P rua N TUI 
r IPI 
Figure 12. Mask 7: Metal interconnections fonned 
- POLY/'ftlll2 
• 
p+ 
-CAPS 
-ALUMINUM 
N TUI , fl TUa ,- . 
---~-----~ , ______________ _ 
• 
r IPI 
----------------------
,• SUIITIIATI 
Flpre 13. Mask 8: Encapsulation - completed device 
.... 
28 
Key Parameters 
Gate Oxide 
Nominal L~.p 1.3 µm 
vcn 0.7 V 
Vq, -1.0 V 
Ba 75 µNV 2 
BP 27 µNV 2 
TABLE 2. Key parameters of the Twin-Tub III CMOS technology 
Hot carrier effects are suppressed by the grading of the n+ -junctions. The aluminum 1s 
doped with silicon to achieve non-spiking metalization. 
3.2 Determination Of Base Parameters 
The l.75µm Twin-Tub III CMOS technologyl34J was examined to study the feasibility of 
producing a moderate perfonnance npn vertical bipolar transistor compatible with CMOS 
processing. The development charter specified that the CMOS parameters remain unchanged 
and the total process be cost effective. Following the general approach to integrating bipolar 
transistors with n-well CMOS first outlined by Hoefflinger .et.al, lI 4J the MOS n-tub is used as 
the collector, the n+ implant as an emitter and the p+ -source and drain implant as the inactive 
base. 
Momose .eta1Ct5J and Miyamoto .et.all161 used the MOS threshold adjust step as the bipolar 
implant At this point in the process the tubs have been set by the high temperature tub drive-
in and the field oxide isolation, with its associated channel stop doping, is complete. With 
these deep diffusions now in place they will not be changed substantially by any additional 
bipolar processing. It is, thus, a very advantageous point in the process to insert the active 
base implant. Since, however, the CMOS characteristics must not be altered by the bi~lar 
29 
process it wu decided to also follow the approach of Yue .ct.111 171 and Reich .ct.aJl11 in using a 
-
separate photomuk for the bipolar base processing. While adding additional steps to the 
process, it provides the capability of adjusting bipolar transistor parameters independent of the 
CMOS parameters. 
Table 3 describes the proposed flow of the BiCMOS process. 
CMOS BASELINE FLOW 
p• Substrate 
p- Epitaxial Layer 
n-Well With Self-aligned p-Well 
Well Drive-in 
LOCOS/Chanstop Isolation 
Threshold Adjust Implant 
Gate Oxidation 
Gate Deposition/Definition 
Pattern/Implant n+ Source/Drain 
Blanket Implant p+ Source/Drain 
Deposit Interlevel Oxide 
Row Interlevel Oxide/Drive-in Source/Drain 
Define Contact Windows 
Deposit/Define Metalization 
STEPS FOR BIPOLAR 
(Collector) 
Pattern Base 
Implant Base 
Drive-in Base 
(Emitter) 
TABLE 3. Proposed flow of the Twin-Tub III BiCMOS technology 
A few details of the process are wonh noting. With the use of LOCOS field oxide and the 
associated Kooi effectc3s1, a 900A sacrificial oxide is grown to obtain a quality surface for the 
subsequent MOS gate oxide. It is through this oxide that the non-selective boron CMOS 
threshold adjust dose is implanted. The boron base implantation is also carried out through 
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this oxide layer in order to avoid degradation of device perfonnancc by the fonnation of 
stacking faults during annealing. 1361 To maximize the annealing of the implant damage in the 
base region, a dry nitrogen ambient was chosen for the base drive-in. 1371 
• 
With the p+ -substrate being heavily doped with boron. the p- -epitaxial layer is grown very 
thick ( I 7µrn) in order to insure there is no problem with out diffusion of boron from the 
substrate during the high temperature well ( tub) drive-in. This does not allow the addition of 
a n+ -buried layer for increased bipolar perfonnance. Since the CMOS parameters must remain 
unaffected by bipolar processing and the total BiCMOS process remain cost effective, a 
wholesale redesign of the well structures is not a development option. The collector will 
therefore, be wholly defined by the properties of the CMOS n-well. For these same reasons 
the propenies of the emitter will be defined by the existing CMOS n-channel source and drain 
processing. The steps dealing with the base process are thus the only parameters available for 
bipolar transistor optimization. These parameters are the ion implant energy the ion implant 
dose and the thennal drive-in schedule. 
An appropriate ion implant energy for the base was chosen by checking the projected range 
statistics into silicon dioxide.r3s1 The projected range for a 100 keV boron implant is 3104A 
• 
with a projected standard deviation of 710A. This implant energy is adequate to penetrate the 
• 
900A oxide screen. It is important to realize, however, that thickness variations in the 
sacrificial and final oxides will allow this implant energy to affect reproducibility. Since the 
base is implanted through the sacrificial oxide, its thickness influences how much of the boron 
goes through the oxide and into the silicon. With the subsequent growth of the final gate 
oxide, boron is removed from the silicon through segregation effects of the growing oxide. A 
variation in this oxide thickness will thus affect how much boron is lost from the silicon. 
Using a high base implant energy will put more of the boron deeper into the_ silicon, making 
both of these effects less important. 
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A base anneal/ drive-in of 900·c for 60 minutes was chosen for the initial process. The 
ambient is incn dry nitrogen to maximiz.e the annealing of the implant damage. This is a 
commonly used drive-in schedule already in pla~ in the CMOS processes to anneal devices 
after implantation and was chosen for process commonality. 
With the ion implant energy and drive-in schedule now specified, it is the ion implant dose 
that will be the variable to identify in obtaining the desired bipolar characteristics. 
It has been shown that for a transistor with constant doping, the forward-active current 
gain, ~. is approximately equal to NE / Q80 where NE is the emitter doping and Q80 is the 
total amount of charge in the base (Gummel number). Diffused transistors, however, will have 
a graded impurity profile. The gain, ~. for graded base transistors is given by ~=Ree / REE 
where Ree and REE are the sheet resistances of the active base and emitter respectively. With 
the emitter doping defined by the CMOS process and thus held constant, the gain of the bipolar 
transistors is thus detennined by Ree which is defined by the base implant dose. 
It should be noted, however, that in the calculations for the graded base device it has been 
- -
asswned that the emitter/ base junction is a step junction. In the Twin Tub III CMOS process 
the n+ -source/ drain junction has been purposely graded, by way of a large dose phosphorus 
implant, to guard against hot carrier effects. The maximum impurity concentration in the base 
does not occur at the emitter/ base metallurgical junction, but is shifted slightly towards the 
collector. There. exists, therefore, an impurity gradient in the vicinity of the emitter junction 
which is opposite in slope to the aiding built-in field. This opposite impurity gradient 
establishes, in the base region close to the emitter junction, an electric field which is retarding 
the flow of injected minority carriers. This effect will lower the emitter efficiency, y, as 
predicted by the graded base model. 
AT&T Bell Laboratories has developed a computer program for the calculation of doping 
profiles of semiconductor devices called BICEPS. c391 By inputing information relating to the 
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oxidations, thennal drive-ins, implantations. depositions and etchings infonnation relating to 
the resultant dopant concentration profiles ~ obtained. Since BICEPS calculates a net dose 
and sheet resistance for the metallurgical junctions, it provides a means to study various base 
implant and/ or drive-in schedules and correlate them to device characteristics. The BICEPS 
calculation of particular interest is sheet resistance expressed in n / a Given an indication of 
emitter. base and active base sheet resistance (base pinch sheet resistance) allows the 
experimental measurements on Van der Pauw test structures to be correlated with the 
theoretical and simulated results. 
The sheet resistances calculated by the BICEPS simulation program do not, however, take 
into consideration any depletion layer effects. Values of active base sheet resistance would 
therefore be somewhat higher than that calculated. Also, the simulations are a development 
tool and are not absolute in predicting diffusion profiles. When trying to detennine the active 
base dopant concentration, we are dealing with the net difference of several impurity profiles 
where the tails of distributions take on added significance. It is not unusual, therefore, to 
expect some systematic errors in matching the output of the simulatiom to the manufactured 
device. 
A current gain (J3) of between 50 to 100 was defined to be a good value for a general 
purpose npn transistor and the goal of the process development. The BICEPS simulation 
program calculations for the sheet resistance of the emitter and active base areas were then 
compared to see what value of Ree was necessary to achieve the proper gain. With the emitter 
sheet resistance being defined by the CMOS n+ -source and drain process and thus fixed at 
R86 = 25'2 / o, the active base sheet resistance should be on the order of Rea == 20000 I square. 
according to the equations derived for the graded base transistor~ 
Values for various base implant doses were input to the BICEPS simulation program and a 
dose of 5.0xI014 cm-2 found to give a value of 2650 '2 / o for the active base sheet resistance. 
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With the limitations of the simulations and derived equadons stated previously. it was 
anticipated that the active base sheet resistance. as simulaied, should be higher than this 
amount. It wu decided, therefore, to use this value of implant dose as an upper level and to 
systematically decre~ the dose over a wide range in an effon to obtain devices with the 
desired current gains. 
An experimental wafer lot was then staned with b~ doses varying from 5.0xl014 cm-2 to 
8.0x 10-2. The measured active base sheet resistance and the common emitter forward-active 
current gain (~) for the experimental cells are given in table 4. 
Experimental Base lmplant Dose Active Base ~ @ Rs @ 
Cell 100 keV (rn:J) IOµA 
1 8.Dx10 13 cm-2 
2 l.Oxl0 14 cm-2 
3 2.Dx10 14 cm-2 34,700±5,200 503±368 
4 3.0x 1014 cm-2 9,834±1,527 116±39 
5 4.0x 1014 cm-2 5,591±552 45±8 
6 5.0x1014 cm-2 3,850±365 31±1 
TABLE 4. Test results from the first experimental wafer lot - base drive-in at 900°C for 60 • min 
Base implants of 8.0xl013 cm-2 and l.Oxl014 cm-2 did not produce functional bipolar 
transistors. The graded phosphorus implant of the emitter overcompensated these boron 
implants resulting in the absence of an active base region. Although a dose of 2.0xl014 cm-2 
did result in working devices, their ~ of 500 was not representative of our defined goals and 
with a range of ±368 was clearly not a controllable manufacturing process. 
Cells number 4 and 5, with base doses of 3.0xI014 cm-2 and 4.0x1014 cm-2 did produce 
transistors in the range of the desired 13 of 50 to 100. Cell number 6, with an implant of 
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5.0xl014 cm-2 produced transistors with gains lower than the design goals and were thus not 
characterized extcnsivcl y. 
Based on the previous discussion on the limitations of the simulations and derived 
equations, it is not surprising that somewhat lower base implant doses than the predicted 
5.0xI0 14 cm-2 produced transistors with the specified gains. 
The second wafer lot, builds on the infonnalion gathered from it's predecessor. The 
experimental cells of 3.0xl014 cm-2 and 4.0xl0 14 cm-2 which gave reasonable bipolar 
transistors were repeated. Doses of 3.3xt0 14 cm-2 and 3.7x 1014 cm-2 were added to home in 
on the desired transistor parameters. Some wafers with these last two doses were given an 
additional 95o·c 69 minute base drive-in to simulate heat treatments associated with the 1. 75 
µm analog CMOS process. 
The key electrical parameters for each experimental cell are listed in table 5. 
Experimental Base Implant Dose Active Base ~ 
@ Rs @ 
Cell 100 keV (OAJ) IOµA 
1 3.0xl014 cm-2 13,126±3,390 155±59 
2 3.3xl014 cm-2 
2a Single poly 10,491±2,120 116±24 
2b Double poly 7 ,302± 1,340 84±22 
3 3.7x1014 cm-2 
3a Single poly 7 ,637± 1,861 76±24 
3b Double poly 5,454±825 59±14 
4 4.0x1014 cm-2 6,355±886 59±14 
TABLE S. Test results from the second experimental wafer lot - base drive-in at 900·c for 60 
min 
/ 
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The gain vcnus the n:ciprocal of the Nse implant dose for the four experimental ceUs wilh a 
common base drive of 900·c 60 minutes are plotted in ftgu~ 14. 
• 
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Figure 14. A plot of current gain versus the reciprocal of the base implant dose for the 
experimental cells of the second wafer lot 
Some general comments on these results are in order. As the base implant dose increases 
the effective base width increases and the bipolar gain decreases. This effect is clearly seen in 
the data displayed in figure 14 where the error bars represent twice the standard deviation of an 
experimental cell. That the distribution of the gains also becomes tighter should be expected. 
A deeper base junction is less susceptible to the normal process variations any given lot of 
~ wafers experiences. Thus it is not swprising that there is much closer agreement between two 
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lots at a dose of 4.0x 1014 cm-2 than 3.0x 1014 cm-2. 
It has been shown that the electron current flowing into the collector junction of a 1'1{)11 
transistor under forward active bias is 
where 
qV9a 
In ::: -Is e kT 
q2 A2f\2Dn 
Is=----
Qe 
( 19) 
( 18) 
Figure 2 shows a logarithmic plot of the collector current le as a function of the base-emitter 
bias V BE. The intercept of an extrapolated line drawn through the collector current 
measurement with the current axis at V BE = 0 yields a value of Is in equation 19. Once Is is 
known, the built-in base charge in the quasi-neutral region can be obtained from equation 18 
since all the other parameters are known. 
Q80 represents the total hole charge in the quasi-neutral base as the base-emitter bias tends 
to zero and, by rewriting equation 18, is expressed as 
(20) 
• . l 
The number of base dopant atoms (per cm2) in the quasi-neutral region is given by 
(21) 
Substituting values of q = l.6x10-19 C, ni = 1.45xl010 cm-3, 08 = 20 cm2 / sec and 
A = 22.56x 10-8 cm2 into equation 21 yields 
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Active basedopino • _O_eo_ I . .5ixtw4 -2 
... qA = Is cm 
Equation 21 also shows that Is, the multiplying factor for transistor current at a given bias, 
• is inversely proponional to the total base doping. The lower the total base doping, the higher 
is the current at a given bias. 
Transistors from the four experimental cells of the second wafer lot were funher 
characterized to demonstrate the validity of these relationships. With the CMOS processing 
r common to all cells. there should be no difference in the collector and emitter fonnation exce~;; __ / 
that of nonnal process variation. The base implant energy and drive-in schedule were also kept 
.. 
' 
constant with the base boron ion implant dose being the only process variable. It should be 
possible, therefore, to measure the collector current over many decades and obtain Is from the 
intercept with the current axis at V BE = 0. Once Is is known, the active base doping (Q80 / qA) 
can be calculated and compared to the actual boron dose used for each device. 
The transistors were characterized by measuring the forward-active gain (J3) versus base-
emitter bias (VaE), the logarithm of collector current (le) and base current (18 ) versus base-
emitter bias (V 88) and the collector current (le) versus collector-emitter bias (V cE) over a 
range of base current (18). All measurements were done with an Electroglas 1034X probe 
station interfaced to a Hewlett Packard 4 l 45B Semiconductor Parameter Analyzer. 
The forward-active gain (~) versus base-emitter bias (V88) was first measured in order to 
locate a device with a gain close to the average of the experimental cell and free of the ~ roll-
off problem exhibited on many transistors. A plot of the gain versus VeE for each of the four 
devices selected is shown in figure 15. With V88 ranging from 0.4V to 0.9V, the collector 
current will vary from less than a nano ampere to more than a milli ampere. Very little ~ 
degradatipn was observed over this wide range of collector current for curves a, b and d. 
Cwve c shows some of the effect of the ~ degradation due to the presence of recombination 
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Figure 15. ~ versus base-emitter bias (VeE) of the bipolar transistor for the active base 
implant conditions a) 3.0xI014 cm-2 b) 3.3x1014 cm-2 c) 3.7xl014 cm-2 and d) 
4.0x 10 14 cm-2. The emitter size is 4.75µm x 4.75µm. 
centers in the emitter-base space charge region of the device. 
When plotting VeE versus log le with Yee = OV (figure 16), a linear relationship over 
nearly eight decades of current was observed. The average slope of the four transistors was 
61.6 mV/decade, very close to the voltage change for an ideal diode of 59.6 mV/decade. If the 
collector current, 10 , is expressed as 
qv .. 
In = -Is e kT (19) 
where q is the elec~nic charge and kt the Boltzman energy, Is can be measured from the plot 
of log le versus V88 . Tilese measurements and the extrapolations of collector current to the 
current axis at V 88 = 0 are shown in the next figure with the results summarized in table 6. 
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Figure 16. Collector current le and base cu11ent 18 versus base-emitter voltage Va~ for a 
bipolar transistor with an active base doping of a) 3.0xl014 cm-2 b) 3.3xl0 '1 cm-2 
c) 3.7x1014 cm-2 and d) 4.0XI014 cm-2 • The emitter size is 4.7Sµm x4.7Sµm. 
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Base Implant Dose ~ 1 Y Intercept GRAD 
@ @ for Q90 or 
qA 100 keV 10µ.A le Is (mV/dccadc) (A) 
• 
(cm-2) 
3.0x 1014 cm-2 141 62.1 133.0x 10-18 t.14xl0 12 
3.3x 1014 cm-2 116 61.6 85.Sx 10- 18 1. 77x 1012 
3. 7x 1014 cm-2 75 61.5 59.2x 10- 18 2.57xI0 12 
4.0x 1014 cm-2 53 61.1 46.7x 10- 18 3.25xl0 12 
TABLE 6. Measurements of forward active current gain (J3r ), collector current slope, and Is with calculated values of Q80 / qA for each base implant dose of the second experimental wafer lot. 
A graph of Q80 / qA versus base implant dose, figure 17, clearly shows the direct 
relationship of the total hole charge in the quasi-neutral base region (Q80) to the total base 
doping. 
From equation 33 we know that the common-emitter current gain 
(33) 
where NE is the emitter doping and Q80 is the total base doping in the quasi-neutral base. The 
inverse relationship between the common-emitter current gain and doping in the quasi-neutral 
base region is shown in figure 18 where Br is plotted against Q80 / qA for the four measured 
transistors of the second experimental lot. Since the emitter charge, base ion implant energy 
and thennal drive-in schedule are constant the gain of the bipolar transistor is inversely 
proportional to base Gummel number or active-base implant dose. The relationship given by 
equation 33 is verified in figure 18. 
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Figure 17. A plot of the total hole charge in the quasi-neutral base region Q80 / qA versus 
base implant dose 
The output characteristics of the four measured devices are shown in figure 19. The 
collector saturation resistance Re is large since there is no buried collector region in the 
structure. The noticeable slope in the nearly horizontal portion of the curves of figure 19a is 
due to enhanced base-width modulation caused by the reduced boron concentration the base of 
the high gain device. As the gain of the devices decreases from 142 to 116. 75. and 53 
(measured at I8 = lOnA) for curves a to d of figure 19, the magnitude of the collector current 
decreases accordingly. On the characteristic cutves, ~f is measured by the difference between 
adjacent le curves. It can be seen that the high gain device of curve 19a has a greater spacing 
than the lower gain devices. 
The effect of the additional 9so·c 69 minute drive-in can be seen in the results from the 
· ' middle t_wo experimental cells. For 3.3xl014 cm-2 the gain changed from 116 ± 24 to 84 ± 22 
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Figure 19. Collector current le versus collector voltage Vf! for a bipolar transistor with an active base d'ing of a) 3.0><1014 cm-2 b) 3.3xl0 4 cm-2 c) 3.7xl014 cm-2 and d) 4.0x 1014 cm- . I8 = l .OµA per step, 9 steps, the emitter size is 4. 7SJ.UI1 x4. 75µm. 
44 
s 
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and for lhe heavier implant of 3.7xl014 cm-2 from 76 ± 24 to 59 ± 14. Note that for the 
higher implant dose the percentage decrease of gain is less. This again is attributable to the 
deeper base junction associated with the heavier implant dose. 
A third wafer lot was staned after the second but prior to it's completion. The lot seeks to 
expand on infonnation in the region of interest defined by the completed experiments. By 
specifying experimental cells with base doses of 2.9x 1014 cm-2 , 3.2x 1014 cm-2• 3.5x 1014 cm-2 
and 3.8xl0 14 cm-2 it augments the doses already selected for processing lot nwnber two. 
There was also an experiment perfonned to examine the effect of varying the base implant 
energy and the propenies of the bipolar transistor. In addition to the standard 100 ke V energy, 
implants of 3.2xI014 cm-2 boron were done at 80 keV and 120 keV. The gain and active base 
sheet resistance for each experimental cell are listed in table 7. 
Experimental Base Implant Dose Active Base ~ 
~ @ Rs @ 
Cell 100 keV (n,tJ) lOµA 
1 2.9x 1014 cm-2 9,214±1,319 123±30 
2 3.2x 1014 cm-2 
2a 80 keV 23,866±4,732 334±117 
2b 100 keV 7, 129±1,054 92±41 
2c 120 keV 3,912±752 47±13 
3 3.5x1014 cm-2 6,382±940 77±15 
4 3.8x1014 cm-2 5,106±769 55±16 
TABLE 7. Test results from the third experimental lot - base drive-in at 9oo·c for 60 min 
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The 1ain vemu the ~ip1ocal bue implant dose for the four experimental cells with a 
common 100 keV implant energy ~ plotted in figure 20. 
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Figure 20. A plot of gain versus reciprocal base implant dose for the experimental cells of 
wafer lot number three 
The same trends of gain and distribution of the gains seen in earlier data continues. 
By keeping the base implant dose and drive-in constant, the effect of varying the implant 
energy is clearly seen in experimental cell n•imber 2. With a dose of 3.2x1014 cm-2 at 100 
keV an average gain of 92 was realized. By decreasing the base implant energy to 80 keV the 
transistor gain raises to 334. The results from the first experimental lot suggest gains of this 
value would be as.10eiated with a dose closer to 2.0xl014 cm-2 • This trerxl of an apparent loss 
of boron in the net active base region is consistent with the arguments presented earlier 
regarding the original base implant energy. There is evidently, quite a large amount of the 
• implanted boron being left in the 900A sacrificial oxide or lost by segregation in the 
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• 
subsequent 250A gate oxidation with the lower energy implant The 120 kc V result of an 
,. 
average gain of 4 7 funller substantiates this argument. 
3.3 Manufacturing DifficuJlits 
The BiCMOS process behaves in a predictable manner with respect to base implant dose 
versus forward-active common-emitter current gain and devices were fabricated with gains in 
the desired 50 - 100 range. These transistors had acceptable break-down voltages and were 
fabricated with no changes to the CMOS characteristics. There was observed. however. a 
problem with decreased gain at small collector currents. The problem appears randomly within 
a test site and across a wafer and it is not unusual to appear on the majority of transistors 
tested. The phenomenon is present in each lot of wafers processed over several manufacturing 
facilities and does not appear to be related to the base dose or implantation energy. Since the 
~ fall-off phenomenon adversely impacts the value of ~ at the reported IOµA base current, only 
those sites unaffected by the problem were used in the fonnulation of the data tables presented 
thus far. This was done to facilitate the correlation of experimental data to the process 
modeling. 
A plot of the forward-active current gain (~r = Ic/18 ) as a function of base-emitter voltage 
CVaE) for two transistors with the same processing is shown in figure 21. Very little 
degradation of gain over a wide range of bias is observed on curve 21a, a device with near 
ideal current-voltage characteristics, while curve 22b demonstrates a major fall-off of gain 
throughout the low and intermediate ranges of bias. 
As detailed in section 2.2 Recombination Theory, recombination in the base-emitter space-
charge region can account for added base-emitter current observed at low biases. The 
equations describing generation and recombination in the space-charge zone through localized 
"I . •• 
states or recombination centers originally described by Shockley, Reed and Hall showed the 
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Figure 21. ~ versus base-emitter bias (V eE) for two devices with the same processing 
conditions a) a device with near ideal characteristics b) a device with significant base recombination current. 
current arising from recombination in the space-charge region varies with applied voltage as 
qV, 
e 2kT . The ratio between the ideal diode current J1 and the space-charge zone recombination-
current Jr under forward bias is given by 
2n· I 
-=-
qV. 
e 2kT (24) 
where 1,, = '1Dp;, is the diffusion length of a hole in a n-type region and Lo is the diffusion 
length of an electron in a p-type region. From the above relationship it is apparent that Jr is 
less significant relative to the ideal diode current as bias increases. Also, the more defect-free 
the material, the longer the diffusion lengths and the more dominant is J, over lr. 
' 
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A plot of the bese-a11iaer bias (VaE) versus the 101 or collector cumnt (le) with Vee a O 
V for the same two devices of ftgu~ 21 is shown in the next ftgu~. 
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a b Figure 22. Collector current le and base current le versus base-emitter voltage V BE for a bipolar transistors with a) near ideal characteristics and b) exhibiting large recombination components. 
With the collector current displayed on the vertical logarithmic axis, ~f is obtained directly 
from the plot as the distance between the le and 18 curves. By examining the data in this plot 
the reason. for the variation of ~ with le is now evident. In the low and intennediate current 
range, Pt is governed by additional components of 18 • The straight lines drawn on the 
collector and base current plots of figure 22a show that these currents nearly follow the ideal 
(n= 1) current-voltage dependence of 59.6 mV/decade of current. While the collector current 
of the device shown in figure 22b is also consistent with the ideal diode behavior suggested by 
equation 19, the base current shows a significant deviation of slope over the same range of 
bias. Only at the high level injection condition, where the collector current is very large, do 
49 
the slopes of the two curves come close to resembling each other. 
If the extra components of base current arc caused by the recombination of carriers at the 
surface or in the emitter-base space-charge region then the experimental data of figure 22b 
should fit a curve represented by 
qVu 
le = Io e nkT (25) 
where n is generally found to have a value between one and two depending on the amount of 
recombination current present and 10 is larger than the corresponding multiplier for an 
exponential fonn fitting the data of a device with ideal characteristics. 
The straight line drawn on the plot of base current of figure 22b represents a reasonable fit 
to the curve over values of V8E = 0.20V to V8 E = 0.44V. The I/GRAD value of 97.0E-3 seen 
on the same figure represents a value of n = 1.63 in equation 25 while Io is given by the y-
intercept value 34. lE-15 A. As recombination theory suggests, this value is substantially larger 
than the 10 = 630E-21 A shown on the good device of figure 22a~i Substituting values of 
lo= 34.1x10-15 A, q/kT = 0.0259 V, n = 1.63 and VaE = 0.20 V and VBE = 0.44 V into 
equation 25 yields 
0.20 
Ia = 34. tx10-15 e <1·63><0·0259> = -3.89xl0-12 A 
and 
0.44 
18 = 34. lx 10-15 e <1·63><0·0259> = -1.15x 10-9 A 
These calculations of base current are in good agreement with the values seen on the plot of 
figure 22b. Further examination of the plots show that at higher bias values n would be lower 
than 1.63 approaching the ideal value of n = I. These experimental results aie consistent with 
50 
those p~icted by Shockley Reed Hall recombination theory. 
As has been shown, collector current is an exponential function of base-emitter voltage 
since a forward bias on the base-emitter junction causes electron injection into the base to vary 
• 
exponentially. Under active bias, lhese eleclronS are collected efficiently by the field at the 
base-collector space-charge region. Current flowing between the collector and the eminer 
represents the output current in an active-biased transistor. When injected electrons from the 
emitter do not diffuse through the base and recombine with holes, a current which is not 
collected flows out of the base region. The smaller the current that flows through these 
lenninals for any giv~n positive V BE, the more effectively the transistor will act as an amplifier 
since the input power (the product of V BE and the base-emitter current) will be lower. 
In circuit applications in which the input current swings over a wide range, differences in 
the I - V characteristics results in highly nonlinear operation. distoning the collector output 
signal. It is good design practice, therefore, to keep current gain as a function of 18 as 
constant possible over the allowable range of emitter currents. For those circuits requiring 
amplification of very small a-c signals, it is desirable that ar, the base transpon factor, peak 
rapidly with emitter current, in order that the smallest possible d-c base bias current be used for 
minimum power supply drain. The concern with the effect of input current swings over a wide 
range is addressed by examining the common-emitter output characteristic I - V cuives. 
A typical family of curves for the devices shown in the last two figures is drawn in figure· 
23. The output cwves are plots of collector current, le, versus collector to emitter voltage, 
V CE, for different values of base current. Although the plots are of V CE, V CE is almost the 
same as the collector-base voltage, Vc8 , for bias in the active region with VCE=Vc8 +0.7 V. 
With the base current equal to zero, a I - V cuive at 18 = 0 would correspond to the ICEo 
current as a function of voltage and is similar to the reverse saturation characteristics of a p-n 
junction. Since the effective base thickness varies as the collector depletion layer widens with 
J 
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Figure 23. Collector current le versus collector voltage V CE for bipolar transistors with a) 
near ideal current-voltage characteristics and b) significant base recombination 
current Base current 18 = I .()µA to 9.0µA, 1.0µA steps. 
voltage, a small increase in ar is expected to occur. Beta, being quite sensitive to small 
changes in ar (Jlf = yar / 1-yar ), increases at a much faster rate. It is for this reason that the 
curves slope upward. Similarly, the sensitivity of beta to changes in ar also creates a more 
rapid fall-off of beta with emitter current density as emitter efficiency, y, decreases. This 
accounts for the more pronounced crowding of the I - V characteristics at the higher input base 
currents. 
At the base current levels injected into the near ideal device of figure 23a, 18 = l .OµA 
corresponds to a bias of V86 =0.74V and 18 =9.0µA corresponds to a value of VeE>0.80V 
(V BE values taken from the plots of figure 22a). In this regime of operation the bias is moving 
away from the near ideal current-voltage relationships due to expected high current effects. 
While seen in the turning down of the curves of figure 22a. the t3f fall-off is more evident in 
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figwe 21a where the range of bias was extended to 0.9 V. With ~=dfc/618 and 
Me a 1.0µA. a constant. the same 13, fall-off present in curve a of figure 21 is seen in figure 
23a as the compression of the le curves at the highest levels of base injection . 
• 
The family of curves for the device with significant ~mbination cumnl is shown in 
figure 23b. At these high levels of base current injection, the range of bias is the same as that 
of figure 23~ V BE= 0. 74 V to greater that 0.80 V. An examination of figure 22b shows that 
over this range of bias, the slope of the 18 curve comes closest to that of the near ideal Ic 
curve (n =I). Thus it is not surprising to find almost identical I - V characteristics to that of 
the near ideal device of figure 23a. 
This similarity of I - V characteristics for the two devices does not, however, extend to 
lower levels of base current injection. Figure 24 shows the family of curves over the much 
lower range of Ia = l .CA1A to 91 nA. On the near ideal device of figure 24a, this corresponds to 
biases of VeE =0.56 V to VeE =0.68 V. Tile curves of figures 2Ia and 22a show no deviation 
from ideal behavior and the equally spared curves of figure 24a confinn this relationship. 
Although the device of figure 24b has the same levels of injected base current, the 
associated range of bias (0.44 V to 0.66 V), starts off at a lower level than the 0.56 V of the 
near ideal transistor. This is due to the large recombination component of base current present 
on the device tested in figure 24b not seen in the device of figure 24a. The fall-off of ~f seen 
over this voltage range in figures 21 b and 22b is evident in the decreased space between 
subsequem le curves evident at the lower values of Ia. 
'These curves clearly demonstrate that circuit perfonnance would suffer from operating a 
transistor with large recombination currents in this regime of bias. The decrease in 13, as base-
emitter bias decreases represents a clear limitation to the application of transistors for the 
amplification of low voltages. These applications would include hearing-aid amplifiers and 
pacemaker circuits which depend on achieving adequate performance at the lowest possible 
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Figure 24. Collector current le versus collector voltage V CE for bipolar transistors with a) 
near ideal current-voltage characteristics and b) significant base recombination 
current Base current 18 = l.Cll.A to 9lnA, lCnA steps. 
current levels. With large levels of recombination current present, this oon-linearity of 
operation would also extend to intennediate bias conditions and effect circuit perfonnance over 
a broader range of application. 
As discussed earlier, electrically active defects in the emitter-base space-charge region can 
, 
act as recombination centers for electrons injected from the emitter resulting in higher base 
' 
currents at low collector current levels and thus accounting for the observed decreased gain. 
The BiCMOS process flow was examined to identify possible sources of material defects. 
The emitter implants were highly suspect The major advantage of ion implantation 
technology is the capability of precisely controlling the n11mber of implanted dopant atoms. 
There can be, however, drawbacks to this technique. _ Heavier atoms, such as arsenic and the 
BF2 molecule, have a large nuclear stopping power. It is the nuclear collisions which transfer 
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sufficient energy to the lattice so that host atoms are dlsplac~ resulting in la,tice disorder 
(damage). When the displaced atoms per unit volume approach the atomic dernily of the 
semiconductor, the material becomes amorphous. Within the damaged region, semiconductor 
parameters such as mobility and lifetime a.re severely degraded. In order to restore the 
crystalline lattice and to move the implanted ions inlO substitutional sites, the semiconductor 
must be annealed for an appropriate combination of temperature and time. Although the 
amorphous area recrystallizes in subsequent anneals, there can remain a large density of crystal 
defects. l40J 
Concentrating on the ion implant damage theory, the next two processing lots removed the 
CMOS p+ source/ drain BF2 implant from the bipolar emitter. There was also a nitrogen 
anneal added to the process immediately after the implants to try and negate any damage 
present at that time. The standard process flow had also changed with the BiCMOS effon oow 
being directed to the analog process. The base drive-in was altered to 9so·c 120 minutes 
followed by an additional 95o·c 69 minutes associated with an extra processing step not 
present in the CMOS core process. As this drive-in cycle was substantially different from the 
900·c 60 minutes used in previous characterizations, process simulations were perfonned to 
detennine an appropriate base dose. The effects of these experiments on the gain (~) versus 
collector current density (Jc) can be seen in tables 8 and 9. 
As can be seen from the data, the standard experimental cells of both wafer lots exhibited 
the problem. Although the wafers in lot number four received a base dose of 2.8x1014 cm-2 , 
yielding an average gain of 126, and wafer lot number five received a larger base dose of 
3.2xI014 cm-2 and a correspondingly lower gain of 65, there is no apparent difference on the ~ 
roll-off phenomena with respect to base width. These results are consistent with the data seen 
on earlier process refinement lots in which transistors made with varying base dose, implant 
energy, and drive-in schedules all exhibited the P degradation problem. 
5S 
Experimental ~ vrs Jc p 
Cell Bad Total @ Tested I~·~ 
I Sl'D 26 68 126±34 
-
2 Sl'D & ANNEAL 8 25 151±39 
3 NO BF2 16 66 296±129 
4 NO BF2 & ANNEAL 9 29 253±115 
TABLE 8. Gain and gain versus collector current density for the experimental cells of wafer lot number four - base dose 2.8xI014 cm-2 
) 
Experimental ~ vrs Jc ~ 
Cell Bad Total @ Tested IOµa 
1 S'l'D 31 82 65±10 
2 NO BF2 
2a NO ANNEAL 25 44 116±26 
2b ANNEAL 13 36 114±25 
TABLE 9. Gain and gain versus collector current density for the experimental cells of wafer 
lot number five - base dose 3.2xI014 cm-2 
Removing the BF2 implant from the emitter region did not impact on the occurrence of the 
~ versus le phenomena. It was quite evidently not the source of the extra recombination 
centers theorized to be at the root of the gain degradation problem. 
It was also theorized that the added anneal may be more effective in recrystallizing the 
implanted surface than the nonnal thetmal cycle of the 1.75µm design rule process. Once 
again, the data shows no advantage in adding the annealing operation to the process flow. 
These results hold true with and without the BF2 implant present in the bipolar emitter. 
,I 
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Although none of the p~eding experiments managed to co,,ect the p fall-off problem. it 
wu still believed the original p~mise of crystalline defects wu correct. The theory that 
crystalline defects, induced by processing. were ~sponsible for the large base cu~nts observed 
in testing continued to drive the next investigations. 
Previous experiments had eliminated the BF2 implant as the cause of the problem. so 
attention was now shifted to the remaining arsenic and phosphorus. A relatively straight 
forward process change would be to eliminate, one by one, the CMOS source and drain 
implants from the bipolar emitter. As BF2 had been removed in earlier experiments, one 
experimental cell now eliminated the graded phosphorus implant leaving the arsenic and BF2 
in the emitter. Another experimental cell funher removed the BF2 so that the emitter structure 
now contained only the arsenic implant. With these experiments, no other changes were made 
to the Twin Tub CMOS process. Since changing the net emitter doping changes the emitter 
junction depth, the bipolar characteristics are significantly affected. Each proposed experiment 
was modeled with the BICEPS process simulation program and a range of implants selected to 
better insure obtaining a functional bipolar transistor. 
Another set of experiments focused on the lower energy arsenic implantation of the LDD 
CMOS source and drain into bare silicon. There were two areas of concern, first was the issue 
of implanting through a screen oxide and second the energy of the implants. In the "NO SID 
OXIDE" (no source and drain oxide) experiment the p+ implant was separated with an extra 
. 
mask step, the source and drain screening oxide removed and the bipolar emitter implanted at 
lower energies. One group of wafers received the nonnal dose of arsenic and phosphorus used 
to grade the CMOS n-channel junctions while the second group received only the arsenic 
implant. Each of these experiments were once again modeled and split over a range of base 
implants to increase the probability of obtaining functional transistors. 
The next experiment added an oxide spacer to the transistor structure, again implanting the 
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dopants al a lower energy into bare silicon. It wu believed there may be some beneficial 
effect to the presence of the spacer during the emitter implants with respect to the creation of 
defects along the edge of the polysilicon layer. As the spacer fonnation was expected to have 
no effect on the effective base width of the device, the base implant doses used were identical 
to those of the p~vious experiment. 
As is customary with each lot of wafers processed, there is also a group of wafers 
receiving the standard defined process. The results of these experiments with respect to the 
gain fall-off problem are summarized in table IO. 
Wafers were completed with functioning transistors in each of the experimental cells. With 
the rather substantial deviations from the standard process used in some of the experimental 
cells this resul~ by itself, is quite remarlcable. What is even more dramatic is the common 
theme presented by the test results; whenever the CMOS graded phosphorus implant is 
removed from whatever process listed in table 10, the transistors do not have a gain fall-off 
problem. This says that implanting the emitter through the screening oxide, the lower implant 
energy used or the LOO oxide spacer do not play the deciding role in causing the large base 
recombination currents observed. These experimental cells with the phosphorus removed are 
the first wafers to be processed without the ~ fall-off observed on some number of test sites. 
Although the various experiments had achieved their goal of identifying the source of the ~ 
' 
degradation problem, there now remained the problem of integrating a viable solution into the 
CMOS proce~. If solving the problem with the bipolar transistors altered the CMOS 
characteristics, or added such complexity as to make the BiCMOS process too costly, then one 
problem has been merely replaced by another. With these constraints in mind, the data of the 
last set of experiments was further examined. Since good devices were obtained by implanting 
the emitter through the source and drain screen oxide, there is no reason to perfonn an extra 
etch to remove the oxide and risk any adverse effects by doing so. This same argument 
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gain fall-off problem are summarized in table IO. 
Wafers were completed with functioning transistors in each of the experimental cells. With 
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cells this result. by itself, is quite remarkable. What is even more dramatic is the common 
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removed from whatever process listed in table 10, the transistors do not have a gain fall-off 
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energy used or the LDD oxide spacer do not play the deciding role in causing the large base 
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recombination currents observed. These experimental cells with the phosphorus removed are 
the first wafers to be processed without the ~ fall-off observed on some number of test sites. 
Although the various experiments had achieved their goal of identifying the source of the ~ 
degradation problem, there now remained the problem of integrating a viable solution into the 
CMOS process. If solving the problem with the bipolar transistors altered the CMOS 
characteristics, or added such complexity as to make the BiCMOS process too costly, then one 
problem has been merely replaced by anoth~r. With these constraints in mind, the data of the 
last set of experiments was further examined. Since good devices were obtained by implanting 
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Experimental Cell 13 vrs Jc ~ 
& Bace Implant Bad Total @ Tested 1 I~ 
·,--
I STANDARD 
2.8x 1014 cm-2 9 17 51±08 
2 NO PHOSPHORUS 
2a 3 . .5xl013 cm-2 0 s 174±11 
2b 5.5x10 13 cm-2 0 12- -- 93±05 
3 ARSENIC ONLY 
3a 5.5x1013 cm-2 0 12 126±06 
3b 7.5x10 13 cm-2 0 1 1 91±05 
4 NO SID OXIDE 
4a ARSENIC + PHOSPHORUS 
4a.1 3. 7x 1014 cm-2 l 12 15 49 
4a.2 4.5xl0 14 cm-2 10 12 32 
4b ARSENIC ONLY 
4b.1 5.5x1013 cm-2 0 17 160±24 
4b.2 7.3xl013 cm-2 0 17 120±14 
5 NO SID OXIDE + SPACER 
5a ARSENIC + PHOSPHORUS 
Sa. I 3.7x1014 cm-2 5 11 60 
Sa.2 4.5x1014 cm-2 s 10 34 
Sb ARSENIC ONLY 
5b.1 5.5x1013 cm-2 0 11 166±25 
5b.2 7.3x10 13 cm-2 0 16 105±24 
TABLE 10. Gain and gain versus collector current for the experiments on wafer lot number 
• SIX 
applies to the much more complex spacer processing sequence which, never being a viable 
Twin Tub m BiCMOS process, was perfonned solely to gain insight into the gain fall-off 
phenomena. 
Of the processes that have produced good gain characteristics, the straight forward removal 
of the CMOS graded phosphorus implant from the bipolar transistors is the most acceptable 
' process. Although this would mean adding the cost of an additional reticle and another 
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photolithographic step to lhc process. lhcre is the advantage of having no impact on the CMOS 
devices. 
The next set of experiments was designed to insure lhc successful results found by 
removing the phosphorus implant from lhc emitter would be repeated. So, once again, there is 
a standard process cell for comparative purposes and one with no phosphorus in the emitter 
area. 
One additional thought was also pursued. After the growth of the screen oxide, the CMOS 
source and drain sequence perfonns a photolithographic operation opening the n-channel 
devices to the n-dopants. The arsenic is implanted first, immediately followed by the graded 
phosphorus. It was postulated that the n+ arsenic implant, by means of the heavy atomic mass 
and large dose, was making the silicon surface amorphous. Therefore, the phosphorus implant 
does not see a crystalline surface, but is placed into an environment with extensive damage. It 
was thought there may be some advantage to perfonning the lighter atomic mass and dose 
phosphorus implant first, following with the arsenic. If this reversal of sequence of the emitter 
implants worked it would be an elegant no cost solution to the gain degradation problem. 
The results of these final experiments are displayed in table 11. 
The standard processing cell again shows the presence of the ~ degradation while the 
transistors fabricated without phosphorus in the emitter region all tested with a flat gain 
response. There does not, however, appear to be any advantage to implanting the phosphorus 
before the arsenic. 
3.4 Determination Of New Base Parameters 
Once the problem of the ~ fall-off had been eliminated, other aspects of the BiCMOS 
process could be examined. The analog CMOS design community had expressed the greatest 
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Once the problem of the p fall-off had been eliminated, other aspects of the BiCMOS 
process could be examined. The analog CMOS design community had expressed the greatest 
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Experimental Cell [J vrs Jc ~ 
& Base Implant Bad Total @ Tested IOµa 
1 STANDARD 
• lOOkeV 2.8x 1014 cm-2 3 17 79±9 
2 NO PHOSPHORUS 
IOOkeV 5.5x 1013 cm-2 0 42 87±6 
3 PHOSPHORUS IMPLANTED 1ST 
lOOlceV 2.8x 10 14 cm-2 3 24 69±9 
TABLE 11. Gain and gain versus collector current for the experiments investigating ~ fall-off 
on wafer lot number seven 
interest in the BiCMOS process. The analog process, like BiCMOS, is an add-on to the digital 
CMOS core. Capacitors and resistors are fonned with the addition of a second polysilicon 
layer prior to gate level processing. The combined bipolar analog CMOS process is detailed 
below. 
The standard CMOS process is followed through field oxidation and the threshold adjust 
implant performed through the sacrificial gate oxide. Base level photoresist is applied and 
exposed such that the bipolar thin oxide areas are open in resist. The boron is then implanted 
at 100 keV with a dose of 5.5xI013 cm-2 and the masking photoresist removed. A nitrogen 
drive-in at 95o·c for 120 minutes activates the dopant and sets the junction ahead of the 
subsequent emitter. With the analog process, a polysilicon layer is now deposited (polyO) and 
doped with phosphorus. The polyO level is then patterned and etched, the residual sacrificial 
oxide removed and the gate oxide grown. Polysilicon is again deposited (gate level poly or 
polyl) and doped with phosphorus. After definition of the gate level polysilicon the source 
and drain screening oxide is grown. Photolithography is performed to open the CMOS n-
channel devices and bipolar emitter and collector areas to the arsenic implant. With the new 
BiCMOS process the photoresist is now removed after implantation and reapplied to expose 
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only the CMOS 11-dwmel devices to the graded phosphorus implant After this photorcsist is 
,dlaoved the wafers experience the blanket BF2 p• -source/ drain implant and the nonnal 
CMOS process continues. ' -
As discu~d earlier. it is imponant to drive-in the base implant with an inen ambient prior 
to it seeing an oxidation to insure good junction characteristics. The first oxidation after the 
base implant in the BiCMOS process is the MOS gate level oxide. Examining the analog 
process reveals there is a thennal drive-in associated with the doping of the polyO level that 
occu~ after the base implantation and prior to the first oxidation. The polysilicon is doped in 
an atmospheric pressure furnace tube at 95o·c for a total cycle time of 69 minutes. The 
ambient can be considered inen since the surface is completely covered with the polysilicon. 
Since this time and temperature are very similar to that used in earlier experiments, it was 
decided to investigate using this function as the bipolar base drive-in. By this method a 
process step is saved thereby helping to offset the negative impact of having to perfonn the 
extra photolithographic step at n+ -source and drain. Model files were created for the shonened 
process, run through the BICEPS simulation program and base implant doses selected. The 
results of the experiment are shown in table 12. 
The center dose of 6.0xl013 cm-2 most clearly approximates the gain achieved with the 
standard cell. This was the base dose indicated by the process simulations as being correct for 
the shortened process. As is common in experimentation, doses greater than and less than the 
simulated doses were used to better insure obtaining data in the range of interest and to 
characterize the process. Since the process simulations indicated it was feasible to use the dose 
obtained with the longer base drive of the standard process, it was included in the experiment. 
Thus the effects of the shortened base drive-in can be seen directly in the data of cell 6a where 
the identical implant dose was used for both processes. Although the "No Phosphorus" 
.,, 
standard cell sees an extra 120 minutes at the 9so·c drive-in temperature, the effects on the 
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Experimental Cell J3 Breakdown Voltages 
& Base Implant @ BVceo BVces BVcbo BVebo IOµa (V) (V) (V) (V) 
s NO PHOSPHORUS 
S.Sx 1013 cm-2 87±6 12.2±0.3 17.S±O.l l 7.6i0. l 6.4±0.04 
6 NO PHOSPHORUS 
& POLY O DRIVE 
6a 5.5xl013 cm-2 94±12 11.9±0.3 17.0±0.1 17.1±0.1 6.3±0.04 6b 6.0xl013 cm-2 88±7 11.9±0.2 17.0±0.1 17.0±0.1 6.2±0.02 6c 6.5xI013 cm-2 76±8 12.4±0.3 16.8±0.1 16.9±0.1 6.1±0.02 
TABLE 12. Bipolar transistor characteristics of the no phosphor:us and no phosphorus polyO drive experiment 
transistor characteristics are not dramatic. As expected, the ~ of cell 6a is somewhat higher 
since the effective base width is narrower due to the shorter time at temperature. The bipolar 
transistor breakdown voltages are not adversely effected by the new processes. 
The emitter structure now consists of the CMOS arsenic and BF2 implants. With the 
heavier dose arsenic implant overcompensating the boron, it will detennine the emitter-base 
junction characteristics. The characteristicly steep fall-off of the arsenic diffusion profile will 
now better approximate the step junction assumed in the derivation of the graded base 
transistor. A plot of p versus the reciprocal base implant dose is shown in figure 25. There is 
an excellent straight line fit to the data over the range of the experiment 
\ 
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4. CONCWSIONS 
A process merging a npn bipolar transistor with an existing CMOS technology tw been 
described. The number of additional steps was limited to two photolithographic levels and one 
implant in an effon to achieve a low cost manufacturable product. The process behaves in a 
predictable manner with respect to base parameters versus the forward-active common emitter-
current gain. Devices were manufactured with current gains in the desired 50 to 100 range. 
lbese transistors had acceptable break-down voltages and were fabricated with no changes to 
the CMOS device characteristics. 
The approach taken in combining a bipolar and CMOS process has proved successful. By 
implanting the active base at the CMOS threshold adjust step and utilizing a subsequent 
processing step as a t.hennal drive, no changes occur to the CMOS transistors. Since a 
moderate perfonnance device is acceptable, the CMOS n-well and arsenic n+ -source and drain 
were utilized as the collector and emitter respectively. The layout of a minimum size npn 
transistor with an associated cross-sectional diagram is shown in figure 26. 
Toe gate level spacer functioned well in separating the inactive base from the emitter. 
With the emitter junction tenninating under an oxide and against the concentration gradient of 
the active base implant, there is less emitter-base junction capacitance and no problems with 
surface conduction or low emitter-base reverse bias breakdown volt ages are observed. By 
extending the gate level spacer to cover the inactive base / field oxide interface, problems with 
emitter-to-collector punch-through at the emitter periphery are avoided. 
Using the CMOS p+ -source and drain implant as an inactive base dopant lowers the base 
resistance and insures good ohmic contact By placing a ring of n+ -diffusion completely 
surrounding the n-well, the collector resistance is lowered and latch-up protection is enhanced. 
Toe final flow of the BiCMOS process is outlined in table 13. 
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Figure 25. A plot of current gain versus 1 / base implant dose for the no phosphorus and polyO drive experiment 
Modeling equations relating to the process parameters have been presented. The graded 
base models relating to current gain and implant dose match fairly well with experimental 
results. The best predictions were made with the arsenic emitter because of its step-junction 
diffusion profile. Process simulation tools were used successfully with the model equations to 
select base parameters for experimentation. 
The base implant dose has been 11sed to control the base G11mmel number. Ass11ming that 
the emitter charge is comtant, the gain of the bipolar transistor is inversely proportional to the 
base G11mmel n,,rnber or the base implant dose. The experimental data has been shown to 
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Fipre 26. A layout and cross-section of a npn transistor 
affirm this relationship. 
During manufacture a problem with decreased gain at lower collector currents was 
observed. According to bipolar modeling theory, this behavior was attributed to excess base 
recombination currents. With the quality of the oxide / silicon interface showing no problems 
with the CMOS devices, it was felt the excess recombination cumnt was being generated 
within the emitter-base space-charge region and not at the surface of the device. It was 
believed there were electrically active material defects caused by processing acting as 
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CMOS BASELINE A.OW 
p + Substrate 
p- Epitaxial Layer 
11-Well With Self-aligned p-WeU 
Well Drive-in 
LOCOS/Chanstop Isolation 
Threshold Adjust Implant 
Analog Poly Deposition/Definition 
Gate Oxidation 
Gate Deposition/Definition 
Pattern/Implant Arsenic n+ -SID 
Implant Phosphorus n+ -SID 
Blanket Implant p+ -SID 
Deposit Interlevel Oxide 
Aow lnterlevel Oxide/Drive-in SID 
Define Contact Windows 
Deposit/De fine Metalization 
STEPS FOR BIPOLAR 
( Collector) 
Pattern Base 
Implant Base 
(Drive-in Base) 
(Emitter) 
Pattern Phosphorus n+ -SID 
TABLE 13. Final process flow of the Twin-Tub III BiCMOS technology 
recombination sites within the space-charge region. 
Several experiments were conducted before it was determined that the graded phosphorus 
implant of the Twin Tub CMOS III process was the determining factor. Since there is a long 
history of bipolar devices manufactured with implanted phosphorus emitters, it was felt that 
this implant, by itself, was not the cause of the recombination centers. Experimental evidence 
with this process shows emitter structures implanted with arsenic alone or in conjunction with 
the CMOS BF2 implant produce good bipolar transistor characteristics. The conclusion 
therefore is that the combination of arsenic and phosphorus lead to the obseived problem. 
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Although beyond the scope of this work. the joint implantation / diffusion of arsenic. 
phosphorus and boron (from BF2). reftect some interesting interactions. 
From similar wort done on the Twin Tub IV CMOS proce~. bipolar devices have been 
• 
made with emitters containing arsenic and phosphorus. The phosphorus is used in the lightly 
doped drain (LDD) process to provide a conductive path from the CMOS gate to the spacer 
separated arsenic diffusion. Although performing a similar function in grading the 
source/ drain junction, it is over an order of magnitude lighter dose than that used in the Twin 
Tub III technology. This would suggest there may be some threshold amount of phosphorus at 
which the electrically active defects are fanned. The threshold dose would be somewhere 
between =1013 cm-2 and lxl015 cm-2 where the problem is known to occur. A second 
explanation is that it may not be the lighter dose phosphorus of the LDD process but that the 
implant sees a nitrogen anneal prior to the arsenic implant. 
The presence of the BF2 implant retards the diffusion of the other species. The 
experimental evidence of this effect with the arsenic/ phosphorus emitter can be seen in the 
data presented in tables 8 and 9. With the same base dose and processing, removing the BF2 
from the emitter structure changed the average gain from 126 to 296 and 65 to 116 on the two 
wafer lots. Having the same base profile, the gain is higher because the emitter diffused deeper 
yielding a smaller net active base doping. The same effects are also seen in table IO 
comparing the "ARSENIC ONLY" and "NO PHOSPHORUS" experimental cells. With a 
common dose of 5.5xt013 cm-2, the "NO PHOSPHORUS" cell (arsenic and BF2) had a gain 
of 93 while the "ARSENIC ONLY" emitter yielded a gain of 126. The process simulator did 
not handle this diffusion retarding effect with great accuracy. 
Once the problem of the ~ fall-off had been solved, a new process flow was fonnulated and 
appropriate base parameters detennined. Although though the final process is somewhat more 
complex than desired, it has the adv~tage of a shallower step-junction like emitter which is 
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mo~ straight forward to model, should have a tighter distribution of gains during manufacture 
and have a somewhat lower collector ~sistance. 
( 
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